Abstract-The future of all kinds of applications that require a submilliwatt consumption strictly depends on the capability to meet design specifications at the minimum power costs. While several computer-aided-design tools are present to estimate the power consumption of modern ICs at transistor level, it is very difficult to predict the power at higher level. Given the reduced time-to-market of modern communication devices, it is very often needed to have accurate power estimations prior to the transistor-level design. Allocating a too conservative power budget to a block implies a possible poor tradeoff between the specifications of building blocks that constitute the system and their power consumption. For future power-constrained wireless devices (like wireless nodes in sensor networks), it is very important to have high-level models which can help the designer with the initial high-level choices without going into transistor-level design. One of the important blocks in modern communication devices, particularly for spread-spectrum systems, is the frequency synthesizer. In this paper, the first power-consumption model for an ultralow-power ROM-based direct digital frequency synthesizer has been developed, which can help the designer in the power optimization at a high level prior to transistor implementation.
Minimum Power-Consumption Estimation in ROM-Based DDFS for Frequency-Hopping Ultralow-Power Transmitters way to sidestep interferences and overcome RF challenges by using agility rather than brute force (i.e., increasing the transmitted power). Another technique to increase the robustness of the radio link is the direct-sequence SS. Nevertheless, this technique is not sufficient in the face of common interferers (like Wi-Fi or Bluetooth) without a significant increase in the processing gain. This can make the power consumption higher due to a longer synchronization time and increased operating frequency of the baseband circuitry [1] . The most critical block in an FH wireless system is the synthesizer. The two most common ways to implement an FH synthesizer are the phase-locked-loop (PLL)-based synthesizer and the direct digital synthesizer (DDS). The major drawback in a PLL synthesizer is that it is a closed-loop system, and power and settling time are tied together [2] . This means that the PLL requires a certain time to change the output frequency. This time is quite long due to the fact that a pull-in process can be required in the most general case.
When some channels experiment deep-fading conditions, the capability to increase the hopping rate gives a way to avoid an increase in the transmitted power while still correctly demodulating the signal. This capability should not cause any increment in the overall power consumption particularly at high hopping rate. In this sense, a PLL-based synthesizer does not fulfill the requirement. On the other hand, a DDS has a settling time which is small and independent from the power consumption because no feedback loop is involved in this architecture.
In a power-constrained environment, it is important to optimize the system in such a way that the specifications are the minimum required (with some extra margin) to have a robust wireless link. In this way, the system can be designed for the minimum power consumption rather than for the best performance. Starting from this assumption, the prediction of the power consumption in a DDS system becomes critical in order to set the specifications of each subblock in the DDS in such a way to minimize the overall power consumption.
Several architectures have been developed for the direct digital frequency synthesis. They can be divided into two large groups: ROM based and ROM-less.
The ROM-based direct digital frequency synthesizers (DDFSs) use a ROM to convert the phase information into an amplitude information. This ROM can be sometimes very large and, therefore, very power hungry. For this reason, several improvements to this architecture have been developed in order to reduce the ROM size. Some of these modified architectures are the following [3] : 1) modified Sunderland architecture; 2) modified Nicholas architecture; 3) Taylor series expansion; 4) cordic algorithm; 5) quarter wave symmetry. All of these improved architectures can compress the ROM considerably, saving therefore a large amount of power particularly when the ROM is large. However, as it will be proven in Section IV-B, in DDFSs designed for ultralow-power transmitters, the ROM contributes only less than 15% to the overall power consumption. For this reason, these improved architectures will not be crucial here and, thus, will not be considered further in this paper.
ROM-less architectures manage to remove completely the ROM. The phase-to-amplitude conversion is performed using interpolation algorithms or nonlinear digital-to-analog converters (DACs) [3] . These ROM-less architectures achieve good performances when the synthesized frequency is very low as compared to the clock frequency. In the proposed case, the maximum synthesized frequency is around 15 MHz. The clock frequency must be kept low in order to have a low-power clock generation. As it will be clear in Section V, the clock frequency is around 100 MHz and, therefore, comparable with the maximum synthesized frequency. Furthermore, considering that the ROM is not the dominant contributor to the overall power consumption (see Section IV-B), these ROM-less architectures will not be discussed further in this paper, and a simple ROM-based DDFS is considered throughout the following sections.
This paper is organized as follows. In Section II, the DDS high-level specifications are derived, and in Section III, they are translated in per-block specifications. In Section IV, the DDS power-consumption model is disclosed, while results are given in Section V. Section VI concludes the paper.
II. DDS SPECIFICATIONS FOR ULTRALOW-POWER FH TRANSMITTERS
A typical FH transmitter architecture employing a DDS as baseband synthesizer is shown in Fig. 1 . Modulation can be simply added in the digital domain when a simple binary frequency-shift keying (BFSK) modulation is used. Therefore, it has been omitted in Fig. 1 . The TX architecture utilizes a direct up-conversion. This choice reduces the number of high-frequency stages, reducing, in this way, the overall power consumption. On the other hand, it requires a quadrature baseband signal and, therefore, two DACs and two antialiasing (AA) filters. To reduce the power consumption at baseband, the direct up-conversion is performed in a single-sideband (SSB) fashion. This choice halves the maximum output frequency of the DDS [4] .
FCC rules demands for at least 25 hopping channels (20-dB channel bandwidth greater than 250 kHz) in the 902-928-MHz band and 15 channels in the 2.4-GHz ISM band. This paper will address the generation of 50 hopping channels, which will cover also the restriction on the 902-928-MHz band, which requires 50 hopping channels if the 20-dB bandwidth is smaller than 250 kHz. Given the fact that an SSB up-conversion scheme will be used at the transmitter side, it is necessary to synthesize 25 hopping channels in the DDS. If two adjacent hopping channels are separated by 0.6 MHz, then the range of frequencies varies between 0.6 and 15 MHz with a 0.6-MHz frequency step. Furthermore, from now on, a wideband FSK modulation is considered as a modulation format.
The choice of such a large spacing between the adjacent channels even for a data rate, which is supposed to be below 10 kb/s, is dictated by the necessity to have a certain frequency diversity in the indoor environment. Using the statistical approach, the coherence bandwidth is defined as the bandwidth over which the fading statistics are correlated to better than 90%. Clearly, if two frequencies do not fall within the coherence bandwidth, they will fade independently. The delay spread in a channel can be used as a figure of merit to calculate the coherence bandwidth. In typical indoor environments, the delay spread is around 50 ns at 2.4 GHz [5] . The coherence bandwidth for a 90% correlation is given by the following relation: (1) where is the coherence bandwidth and is the delay spread. Therefore, in the 2.4-GHz environment, the coherence bandwidth is around 400 kHz. Hence, the choice of a 0.6-MHz channel spacing makes the channel to fade more independently.
As aforementioned, the range of applications is limited to low-data-rate applications with an average data rate of up to 10 kb/s. The modulation used is BFSK with a modulation index larger than one to reduce the effect of nonidealities at the receiver side during demodulation.
As any sampled system, a DDS will have an image frequency which needs to be attenuated by the AA filter. Besides the image frequencies, a number of spurs and harmonics will appear in the spectrum due to the digital truncation used in the synthesis process. During transmission of a certain frequency, it is necessary to keep the unwanted spurs below a certain level. They will generally pollute other channels, causing cochannel interference to other nodes communicating on those channels.
In [6] , it is shown that 30-dB rejection of the image signal is largely sufficient to avoid the deterioration of the bit error rate of the transmission. Considering an extra margin of about 10 dB to take partially into account the fading condition on the wanted signal, a 40-dB required rejection has been considered. Moreover, given the fact that, for the up-conversion, a SSB scheme is used, due to process spread, the image will not be rejected perfectly. A common figure of merit for harmonic rejection is about 40 dB and, in general, higher degrees of rejection Given an extra implementation margin of 6 dB, the overall required spurious-free dynamic range (SFDR) for the synthesizer can be set at 46 dB.
The frequency accuracy of the DDS should not limit the choice of the FSK demodulator topology. The most stringent requirements in terms of frequency offset come from the correlation-based demodulator [7] . For example, for a data rate of 3 kb/s, 1 a 10-ppm accuracy is a suitable choice (worst case offset is 300 Hz). This translates in a 6-Hz resolution when a 0.6-MHz frequency is synthesized.
The reference clock frequency, the required number of bits in the accumulator, the amplitude word length, and the AA filter order are all parameters which will be evaluated and adjusted in order to find the best tradeoff between power consumption and system requirements. Table I summarizes the DDS specifications for the ultralow-power transmitter.
III. DDS BUILDING BLOCKS SPECIFICATION
As shown in Fig. 1 , the digital and the mixed-signal parts are clocked by the same reference frequency . A DDS is a sampled system. This means that the minimum frequency at which the system has to operate is dictated by the Nyquist theorem, and it needs to be twice the maximum signal frequency. In this specific case, it is 30 MHz. Unfortunately, this is just the theoretical limit, and it will make the filtering of the image frequency impractical. Therefore, the minimum reference clock frequency has to fulfill the following rule of thumb:
This means that the reference clock frequency has to be larger than 38 MHz for a maximum wanted signal of 15 MHz. At a glance, it is possible to recognize that increasing the clock frequency will reduce the filter complexity (and therefore, most probably, the filter power consumption) but will increase the power consumption of the digital part and probably of the DAC. It is therefore imaginable that an optimum exists, which minimizes the overall power consumption.
The digital part of a DDS is shown in Fig. 2 . This kind of architecture is similar to a numerically controlled oscillator. The output of the phase accumulator is linear, and therefore, it can only generate a ramp but not a sine wave. A phase-to-amplitude lookup table is used to convert a truncated version of the phase accumulator's output into a sine-wave amplitude information, which is then the input of a DAC. The frequency control word (CW) has bits and sets the output frequency. Indeed, if we 1 Smaller data rates are possible but they will require a larger number of bits in the phase accumulator. consider an -bit phase accumulator, the output frequency will be simply given by the following relation
The number of bits in the phase accumulator depends on the frequency accuracy required. The frequency resolution is given by the following relation:
Therefore, the minimum number of bits in the phase accumulator is found by inverting the previous relation and approximating the result to the greater integer. Of course, this requires one to know the reference clock.
The first tradeoff can be easily foreseen. Increasing the clock frequency will require a larger accumulator working at a higher frequency (more power) but it will relax the specification on the AA filter. Anyhow, the minimum number of bits can be derived for the minimum frequency requirements (40 MHz). This yields an accumulator with at least 23 bit. When the final clock frequency will be chosen, this value might be different by 1 or 2 bit. In Section IV-B, it is shown that the accumulator negligibly contributes to the overall power consumption in modern CMOS technology. For this reason, the word length will be kept fixed to 23 bit.
The output of the phase accumulator addresses a ROM in which the amplitudes of a sine wave are stored. In practice, the ROM limits the usable length of an input phase word 2 . Therefore, the phase word length is larger than the ROM address word length, and simply, a truncation is used on the phase word. This is one of the main sources of spurious tones in a the output spectrum of a DDS.
The harmonic content at the output of the DDS will be thus determined by three main sources.
1) Images of the fundamental frequency due to sampling nature of the system.
2) Spurs from the phase truncation and DAC quantization error. 3 3) Harmonics of the fundamental frequency due to DAC integral nonlinearity (INL). The image filter mainly affects the filter requirements in terms of filter order. A DAC has, at the output, a sample-and-hold functionality. The effect of this block is to shape the frequency components of the wanted signal in a fashion, where . Given the fact that the system will synthesize one frequency at a time, this does not constitute a problem. This characteristic can also be used to relax the filter specifications, introducing some oversampling. Therefore, in the worst case condition of a 40-MHz reference clock, the first image frequency will be attenuated by roughly 6.5 dB. 4 The attenuation required by the AA filter in the worst case condition is therefore around 40 dB. Phase truncation plays a big role in setting the SFDR of the DDS. The maximum spur at the output of a DDFS system in case of a truncation larger than 4 bit is upper bounded by dBc [8] , where is the number of bits in the truncated phase words. To not spoil the SFDR of the system, a 46-dB figure is required. This translates in at least an 8-bit phase-word address for the ROM (phase-to-amplitude converter). Therefore, with an 8-bit phase word, an SFDR of around 48 dB is achieved.
The number of bits in a DAC is determined by its required spurious performances. Spurs in the DAC come from both the quantization error (see 3 ) and the DAC INL. The level of the highest spur due to phase truncation is 48 dB. To reasonably derive a specification for the DAC, the approach in [9] is used. If the sum of all the harmonics due to phase truncation is considered as "noise," then a signal-to-noise ratio (SNR) can be defined when only phase truncation is considered. Now, given the large truncation used for the phase word (from 23 to 8 bit), the following expression can be used: (5) where is the signal power and is the noiselike power due to spurs coming from the phase truncation. Therefore, the SNR of the truncated phase signal is around 43 dB. The DAC should contribute negligibly to the overall noise, 5 and therefore, the required SNR for the DAC has to be larger than 49 dB. From [9] , it can be proven that, because the quantization errors are not evenly distributed in one period because of the shortness of the period (e.g., when the maximum frequency is synthesized), the SNR at the DAC output is given by the following relation: (6) This translates in of 9 bit.
the maximum signal frequency. 5 It is important to highlight that this noise does not show a flat continuous spectrum but that it is made up by a large number of spurs due to the phase truncation and quantization error in the DAC. Lastly, from the SFDR specification, the required maximum INL is readily calculated by the following [10] : (7) where the INL is expressed in LSB. Given a 46-dB required SFDR, the maximum allowed INL is 2.5 LSB.
IV. DDS POWER-CONSUMPTION ESTIMATION
The power consumption of the DDS will be derived considering the power consumption of each block at different clock frequencies. Then, the frequency which minimizes the overall power consumption will be chosen as the optimal solution. Given the fact that the choice of the reference clock frequency will heavily affect the filter design, the choice will depend mainly on the filter specifications. In this sense, the reference clock frequency is chosen in such a way that the first image frequency in the worst case condition is placed one, two, or three octaves far from the maximum wanted signal. For , the filter can be implemented completely in a passive way and have virtually zero power consumption. Following this procedure, the following analysis will be carried out at , where , 5, and 9. 6
A. AA-Filter Power Consumption
The first step consists in evaluating the required filter order for a given required attenuation. Supposing a 6-dB extra margin on the minimum required attenuation of 40 dB, the filter must attenuate the image frequency by around 46 dB. Each pole attenuates the unwanted image frequency by 6 dB/octave. Furthermore, the amplifier at the DAC output will have a bandwidth roughly equal to the maximum signal frequency. Therefore, it will act as a first-order filter for the image frequency. Table II summarizes the required number of poles depending on the position of the first image frequency.
The estimation of power consumption in LPFs can be derived following the work in [11] . We will shortly go to the set of equations useful to derive the filter's power consumption.
The basic parameters required for a correct estimation are the noise excess factor and the required dynamic range (DR). The first step is to evaluate the required DR. Now, the noise level at the DAC has been set to 52 dB below the signal level in the bandwidth of interest. The AA filter must negligibly contribute to the overall noise. Therefore, the noise of the filter in the same bandwidth must be at least 6 dB below the noise contribution coming from the DAC. This means that a 58-dB DR for the AA filter is required.
With these inputs and starting from the state-space representation of the wanted filter, the following equation holds: (8) Now, and are the diagonal elements of the matrices and which can be obtained by solving the following Lyapunov equation sets:
where the upper index indicates the transpose matrix and are matrices in the state-space representation. 7 is the normalized filter transfer function. 8 is the maximum rms voltage the integrators in the filter can handle without introducing a large nonlinearity. If a 1-V supply is considered and a margin of 600 mV is taken, then . Finally, are the input-referred noise spectra of each integrator, and they are equal to (11) where is the Boltzmann constant, is the temperature in degree Kelvin, is the capacitance at the output of each integrator, are the elements of the matrix , and are the elements of the matrix .
Supposing all the capacitances equal to a value , the only unknown in (11) is , which can be derived for various filter orders. In Table III , the coefficients for the Butterworth filters are shown for the three different filter orders derived previously in this section. The required capacitor values in the three cases are also given in the same table. The excess noise factor has been assumed to be equal to 7 [12] .
At this point, each integrator must be able to output the wanted signal in the worst case condition and given the capacitance value required to achieve the DR. Considering the signal, a pure sinusoid at the maximum frequency of 15 MHz, we can write the following: (12) and (13), we obtain that, to keep the distortion low, the bias current has to be equal to the peak current delivered to the integrating capacitance and therefore (14) With these values, the predicted current consumption for the three different filters is summarized in Table III .
B. Phase-Accumulator and ROM Power-Consumption Estimations
The phase-accumulator power estimation can be quite cumbersome due to the fact that the dynamic power consumption mainly depends from the statistics of the signal applied to a certain level of logic ports. For this reason, instead of developing an involved model for the power consumption, the block has been simulated in a CMOS 90-nm process, and the results are given in Table IV . As can be seen, the power consumption is low as compared to the AA-filter power consumption. On the other hand, the power consumption can be easily scaled up or down for different technologies and frequencies by using the following: (15) where is the supply voltage. Therefore, the power scales linearly with frequency and also with the overall block capacitance . Now, if the ratio between a more advanced technology minimum length and the simulated 90-nm technology is , then the overall capacitance will vary as roughly for a constant aspect ratio.
The phase word as aforementioned in Section III is the truncated 8-bit word while the amplitude information must be coded at least with 9 bit. The size of the ROM is therefore about 2304 bit, and a memory matrix is sufficient. Let us consider rows and columns. 9 Following the work in [13] , the ROM power consumption can be evaluated by considering all the different components involved in a single phase to amplitude conversion. The power consumed by the memory cells on a row during one precharge or evaluation can be approximated by the following: (16) where is the approximated power consumption of the ROM, is the capacitance of a unit wirelength with minimum width, is the minimum-size gate capacitance, is the power-supply voltage, and is the voltage swing of each memory cell. Defining the memory cell as square, then the column interconnection length of the memory matrix is . Now, considering, as an example, the 90-nm CMOS technology, the parameters shown in Table V are available. With these values, fW/operation. Concluding, the power consumption for the three different operating frequencies is given in Table VI. The row-decoding-part power consumption is negligible, and therefore, it will not be considered. The power from row driving is given by [13] (17) while the column-select power consumption is given by (18) where . The power-consumption summary is given in Table VII.   TABLE VIII  OVERALL PHASE-ACCUMULATOR AND ROM POWER CONSUMPTION The last contribution mainly comes from the sense amplifier. This contribution is equal to , and it is frequency-independent. The sense amplifier consumes approximately 90 W as can be derived from Table V. The overall ROM and accumulator power consumption for the three different operating frequencies is given in Table VIII . 10 At this point, it is possible to make an important observation. It is common to believe that, in a DDS, the ROM consumes most of the power. This is true for a high-demand DDS while, for a power-constrained DDS, the situation is different. Indeed, the highest power consumption for the digital DDS back-end is around 300 W and, therefore, far from commonly reported figure of some tens of milliwatts of high-end DDSs.
C. DAC Power-Consumption Estimation
The last step consists in predicting the DAC power consumption with the reference clock frequency. The architecture choice is driven by reduction of the power consumption and the capability to handle the high-speed operations. The most common DAC architectures are the following: 1) oversampled ; 2) R-2R; 3) charge redistribution; 4) current steering. The oversampled DACs are mainly used to achieve high resolution at low frequencies ( MHz). Furthermore, they involve analog operations and can be very complex at high frequencies. For a relative high-frequency low-power DAC, a very efficient architecture is the R-2R or the charge-redistribution topologies. In these topologies, most of the current will be used (see Section IV-C1) only to drive the following stage (the AA filter) and not in the conversion itself.
1) R-2R DAC:
There are two ways in which the R-2R ladder network may be used as a DAC, known, respectively, as the voltage and the current modes. They are shown in Fig. 3(a) and (b) . In the voltage-mode R-2R ladder DAC, the "rungs" of the ladder are switched between and ground, and the output is taken from the end of the ladder. The voltage output is an advantage of this mode, as is the constant output impedance, which eases the stabilization of any amplifier connected to the output node. Additionally, the ladder's branches switch between a low impedance connection and ground, so capacitive glitch currents tend not to flow in the load.
The main advantage of the current-mode topology is its speed because the input of the buffer is at virtual ground. The normal connection of a current-mode ladder-network output is to an OPAMP configured as current-to-voltage (I/V) converter, but stabilization of this OPAMP is complicated by the DAC output- impedance variation with digital code. Of course, capacitive glitches are larger for the current-mode topology with respect to the voltage mode. Glitches create an unwanted harmonic distortion during waveform generation, and therefore, a voltage-mode topology is used. Consequently, also the AA filter will be supposed to work in voltage mode. In an R-2R DAC, there are three main sources of power consumption: 1) R-2R resistive chain; 2) ouput buffer; 3) switch drivers. The power consumption of the resistive ladder can be derived by using the following formula [14] : (19) where refers to the th digital code considered, is the DAC reference voltage, is the -bit binary number to be converted into the analog voltage, and is the current flowing through each leg of the resistive chain, and it is given by the following: (20) (21) where and is the output voltage of the DAC and it is equal to (22) The power consumption of the R-2R ladder is a function of the input code. Now, supposing that the probability that a certain code is addressed is equal for all the codes, then the rms power dissipation can be calculated using the following: (23) where is the total number of codes in the DAC (e.g., for a 9-bit DAC, it equals ). As can be seen from (20), (21), and (23), the power consumption depends on the resistance value . At each node of the R-2R ladder shown in Fig. 3(a) , there will be a parasitic capacitance due to interconnections and junctions. Furthermore, the input of the operational amplifier is not at virtual ground as it would have been in the case of a current-mode R-2R topology. This means that, between the time at which the digital word is set and the time at which the converted voltage will be available at the input of the output buffer, there will be a delay caused by the buffer input capacitance. This delay should not exceed 50% of the time available for a single conversion, and it depends on the DDS operating frequency.
The maximum delay time and maximum value of in the three different cases are shown in Table IX . The values have been derived via simulations. The resistance value has been derived through simulation of the same ladder, including the parasitics at the internal nodes. In the same table, the power consumption of the R-2R ladder in the three possible cases is also shown.
has been considered equal to 0.5 V. 11 . Another limit to the maximum value of resistance in the ladder comes from noise considerations. Indeed, the noise added by the chain-equivalent resistance and the feedback resistances must fulfill the required SNR specification. From (6), given a 9-bits DAC, the SNR is 51 dB when only the quantization noise is considered. It is desirable that all other noise sources are at least 6 dB below the quantization noise. Therefore, the SNR, when the noise of the OPAMP and one of the resistive ladders is considered, should be 57 dB. Supposing that the two contributions are equal, each of them must account for the overall noise so that their SNR is 60 dB. Supposing to have the noise from resistances 60 dB below the signal level which has a peak value , the following holds:
where is the Boltzmann constant and is the temperature in degrees Kelvin. From the previous equation, the resistance value has to be smaller than 83 k (with V) which is in line with the values in Table IX. TABLE X  TYPICAL FILTER RESISTANCE, FILTER INPUT CAPACITANCE, AND DAC BUFFER CURRENT CONSUMPTION VERSUS FREQUENCY   TABLE XI  PARAMETERS OF 90-NM CMOS TECHNOLOGY The output buffer of the DAC needs to drive the input impedance of the following stage (the AA filter). The filter for the three different cases (different image position) can be designed by using standard software tools. These tools require generally a typical resistor value. Of course, the value of this resistor will set the required capacitance and, ultimately, the input capacitance of the filter. The maximum resistor value can be derived from noise considerations. The filter must contribute negligibly to the overall noise. Therefore, having set earlier the DAC SNR to 51 dB (the system is spurs-dominated) and because no gain is achieved up to the AA-filter input, it is desirable to have the noise floor of the filter 6 dB below the required SNR. Therefore, an SNR of 57 dB is a good choice. Now, from [15] (25) where is the rms signal value, is the noise power, is the filter number of poles, is the typical resistor value, is the excess noise factor, and is the filter bandwidth. The maximum resistance value and filter input capacitance for the three different frequencies are given in Table X. For the OPAMP, in the output buffer, a gain of 100 would be required to avoid nonidealities coming from the amplifier finite gain. All the parameters required for the evaluation of the buffer power consumption for the CMOS 90-nm technology are listed in Table XI . To reduce the current consumption, it is reasonable to drive the transistors in weak inversion. Given the required voltage gain , the minimum channel length to achieve this gain with a single-stage amplifier is given by the following [16] : (26) where is the thermal voltage roughly equal to 25 mV, is the slope factor ( in weak inversion), is the Early voltage, and is the inversion coefficient (between 0.1 and 1 in weak inversion). Considering an inversion coefficient equal to 0.5, the required transistor channel length for a gain of 100 is equal to 1.62 m. Now, the relation between current and gate-source voltage in a MOS transistor is given by the following relation: (27) where is the electron mobility, is the gate capacitance per unit area, is the transistor width, is the channel length, and is the overdrive voltage. Now, it can be proven [17] that the bandwidth of an amplifier can be expressed as a function of the bias current by the following:
The inversion coefficient [18] can also be expressed as a function of the bias current with the following:
Now, from (27), (28), and (29), the maximum achievable bandwidth can be expressed as a function of the channel length (30) From (30), substituting all the known values and a channel length of 1.62 m, a maximum achievable bandwidth of 81 MHz is obtained. This proves that a single-stage amplifier can achieve, at the same time, the required speed and gain given the required bandwidth of 15 MHz.
The minimum bias current to achieve the required specifications is given by the following [16] : (31) where GB is the gain-bandwidth product and is the load capacitance. The buffer-estimated power consumption for the three different frequencies is given in Table X .
To avoid performance degradation in the DAC, the switch on-resistance has to be much lower than the 2R value in the R-2R ladder. The actual required resistor matching can be derived by the following [19] : (32) where , as defined in [19] , is the resistor tolerance. This contribution comes from both the actual resistor and the switch resistance. Given the fact that they are stochastically independent, they sum in a quadratic form, and if we suppose their contribution as equal, then , where and are the maximum allowed variance in a single ladder branch and the variance of the switch resistance, respectively. In this way, supposing a 30% mismatch in the transistor on-resistance, the maximum resistance value can be calculated for the LSB switch for the three different operating frequencies (see Table XII). TABLE XII  SWITCH PARAMETERS   TABLE XIII  TIME CONSTANTS, MAXIMUM DRIVER A very common transistor-level implementation of a CMOS switch, together with the driving circuit, is shown in Fig. 4 . 12 The driver should be able to switch the gate transistors on and off very rapidly. Therefore, the transition edges have to be very sharp. This means that the time constant at the gate of the n-MOS transistor and p-MOS transistor must be very small as compared to the DAC sample time. Considering a ratio of ten between the DAC sample time and the switching time for the LSB, Table XIII summarizes the maximum RC time constant at the switch gate and, therefore, the maximum load resistance for the various DAC operating frequencies. At this point, the driver must be able to switch its voltage outputs between (when in one of the branches no current is flowing) and V to allow the current source transistor shown in Fig. 4 to work in saturation. Considering a 1-V power supply, the driver has a peak-to-peak voltage swing of about 0.9-V single-ended. Therefore, the required dc current for the LSB switch driver is simply given by , and the values for the three different frequencies are given in Table XIII . The time constant at the 12 Although it could be argued that simple inverters and buffers can be used as driving stages, it should be noticed that, for linearity reasons, this is not a common practice. Furthermore, the proposed driving stage does not hit the supply, which constitutes another advantage of this configuration with respect to simple inverters or buffers when linearity is considered.
input of the switch is roughly given by , 13 where is given in Table XII for the three different frequencies. The total current consumption for all drivers is . The drivers' current consumption for the three different DAC operating frequencies is given in Table XIII .
2) Charge-Redistribution DAC: The resistive ladder can be replaced by a capacitive ladder in which the resistance is replaced by a capacitance 2C and the resistance 2R by a capacitance . This architecture has a big advantage in terms of both area and power consumption over the common weighted-capacitance architecture as shown in [20] . This topology has, as main advantage over the R-2R architecture, the fact that no DC current is flowing. Indeed, the energy consumption only takes place during charging or discharging cycles. On the other hand, capacitive dividers are sensitive to stray capacitances which can heavily affect the accuracy.
In [20] , it has been shown that, on silicon substrate, because of the bottom-plate parasitic capacitance, it is impossible to realize even a 4-bit C-2C DAC. Therefore, a simpler weighted sum architecture has to be used, but as stated before, the power consumption becomes comparable with a common R-2R architecture without any other advantage.
V. RESULTS
From Fig. 2 , the overall DDS power consumption for a quadrature output is given by the following relation:
where is the digital back-end power consumption, is the DAC power consumption, and is the AA-filter power consumption. The power consumption of the digital blocks versus the operating frequency is shown in Fig. 5 . As expected, the overall power consumption grows roughly linearly with the reference clock frequency.
The DAC power consumption is shown together with the power consumption of its building blocks in Fig. 6 . As shown, the R-2R ladder power consumption is negligible. A minimum in the overall DDFS power consumption is located around 100 MHz (see Fig. 8 ). On the left side of the minimum, the power is 13 The factor two takes into account that we need two switches per branch because each branch can be switched either toward V or ground. dominated by the output buffer. Indeed, lowering the reference frequency requires an increase in the filter order, and consequently, the filter input capacitance grows. As a consequence, the output buffer bias current needs to increase. The power consumption of the output buffer has a typical staircase structure due to the fact that a given filter order fulfills the requirements in terms of image attenuation for a certain range of frequencies. On the right side of the optimal reference frequency, the overall power consumption is dominated by the switch drivers.
The filter power consumption is shown on a logarithmic scale in Fig. 7 , while the overall power consumption is shown in Fig. 8 . A minimum is located at around 100 MHz. On the left side, the filter will dominate the overall power consumption, while on the right side, the drivers in the DAC are again the most power-hungry blocks.
The minimum power consumption is around 1.8 mA for the complete DDS system. Given the 103-MHz reference clock frequency, the power-consumption breakdown is shown in Fig. 9 . The most power-hungry blocks are the DACs with almost 70% of the overall power consumption.
The attenuation of the image frequency due to the sinc function has been derived in Section III, considering an initial reference frequency of 40 MHz. Now, with the new reference frequency, it is possible to recalculate this value to check if it is possible to reduce the filter order. If this would be the case, the overall procedure needs to be repeated iteratively until convergence.
The extra attenuation due to the sinc function with respect to the 40-MHz case is only 1.34 dB and, therefore, not enough to reduce the number of poles in the filter from the optimal value of two poles. Concluding the previously calculated optimal number of poles is still valid.
In Fig. 10 , the minimum power consumption versus the SFDR is shown. In the same graph, the optimal reference frequency is also shown. It is shown that there are two trends. Below around 64-dBc SFDR, the system is dominated in terms of power consumption by the analog part (DAC AA filter). The power increases with a slope which is lower than in the case of an SFDR above 64 dBc. This can be explained with the fact that the maximum operating frequency is always constrained to 15 MHz, and the DR of the filter has been kept constant (58 dB) 14 . The increment is due mainly to an increase in the filter requirements and in the digital back-end. Above 64 dBc of the SFDR, the digital back-end starts to consume most of the power due to the huge increment in the ROM size. Therefore, in the right area, the power consumption is dominated by the digital back-end. 15 This area is the area of the high-end DDS. 16 In the area of high-end DDS, all the choices made in this paper can be not more valid and a better solution has to be found for power optimization. To 14 Getting a high DR from an analog block can cause a sensible increase in the power consumption. Therefore, if the digital back-end is designed for higher SFDR (the cost in terms of power consumption to obtain this requirement is decreasing with technology scaling), it is possible to conceive a dedicated predistortion algorithm or a notch filter to cancel or reduce the harmonic distortion of the analog filter without using the brute-force approach (increase the power consumption) 15 The phase accumulator has a constant power consumption. Its size depends only on the required resolution and reference clock frequency. 16 The DAC required number of bits in this area is above 12. Therefore, to still keep the same DAC topology, a laser trimming of the resistances or a calibration loop are required.
further confirm these results, the power breakdown versus the SFDR is shown in Fig. 11 . The crossing point of 64 dBc is the point at which the power consumption of the digital back-end exceeds the power consumption of the analog components and sets the new trend in the overall power consumption. As already known from literature at high SFDR, the power consumption is dominated by the ROM power consumption, and the previous graphs confirm these rule.
VI. CONCLUSION
Ultralow-power FH systems require a different approach in terms of system and circuit design. Conceiving a system which has the lowest possible requirements while still achieving a good communication range and a robust link is a must in order to minimize the overall power consumption. In this framework, it is crucial to develop a power-estimation model that can predict the power-consumption limit for the hopping synthesizer, which results to be the most demanding block in terms of power consumption.
Different from the general belief that the digital back-end dominates the power consumption, this paper proves that, for low-end DDS ( dBc) systems suitable for low data-rate applications, the bottleneck in the power consumption is the analog part with more than 40% of the power used in the DAC.
This model predicts a minimum power consumption of about 1.8 mW from a 1-V power supply for an SFDR of 46 dBc, mainly used in the DAC output buffer (68%). In this sense, the model helps the designer in estimating how much power the DDS system requires without any design effort and can be extended to DDS with tighter specifications for high-end applications.
